What is claimed is:

l

2

5

6

8

9

10

Lj

2

U) 3...

4.

5

6<u>.</u>..

D.

9

1 2

3

1

2

3

1. A method for fabricating a portion of a semiconductor device comprising:

forming a gate structure on a substrate, the gate structure including an insulating oxide layer, a nitride layer and a polysilicon layer, wherein the oxide layer is located on the substrate, the nitride layer is located on the oxide layer, and the polysilicon layer is located on the nitride layer; and

reoxidizing the gate structure to form a layer of oxide over the gate structure.

2. The method of claim 1, wherein said forming step comprises:

depositing the insulating oxide layer on the substrate;

depositing the polysilicon layer on the oxide layer;

implanting nitrogen ions into the layers; and

- between the oxide layer and the polysilicon layer.
- 3. The method of claim 2, wherein the implanting step includes implanting nitrogen ions into the layers at a dose from about 1E14 ions/cm² to about 1E16 ions/cm².
- 4. The method of claim 2, wherein the annealing step includes annealing the layers in an inert ambient gas at a temperature from about 800°C to about 1100°C.

- 5. The method of claim 2, wherein the annealing step includes annealing the layers in an inert ambient gas at a temperature from about 900°C to about 1200°C using a rapid thermal process.
- 1 6. The method of claim 2, wherein the annealing step 2 includes annealing the layers for about 15 minutes to about 3 60 minutes.
- 7. The method of claim 2, wherein the annealing step forms a nitride layer from about 10 Å to about 50 Å thick.
 - 8. The method of claim 2, wherein the reoxidizing step includes reoxidizing the gate structure to form an oxide layer from about 25 Å to about 500 Å thick.
 - 9. The method of claim 2, wherein prior to the reoxidizing step, forming source and drain regions in the substrate.
 - 10. The method of claim 2, wherein the implanting step includes implanting nitrogen ions into the layers at a dose from about 1E14 ions/cm² to about 1E16 ions/cm².
 - ll. The method of claim 10, wherein the annealing step includes annealing the layers for about 15 minutes to about 60 minutes.
- 1 12. The method of claim 11, wherein the annealing step 2 further includes annealing the layers in an inert ambient 3 gas at a temperature from about 800°C to about 1100°C.
 - 13. The method of claim 11, wherein the annealing step further includes annealing the layers using rapid thermal processing in an inert ambient gas at a temperature from about 900°C to about 1200°C using a rapid thermal process.

1

2

3.

2

3.

3 🗓

1

3

1

2

3

4

- 1 14. The method of claim 13, wherein the inert ambient gas 2 is argon.
- 1 15. The method of claim 13, wherein the implanting step includes implanting ¹⁵N₂+ nitrogen ions.
- 1 16. The method of claim 15, wherein the reoxidizing step 2 includes reoxidizing the gate structure for form a oxide 3 layer from about 25 Å to about 500 Å thick.
- 1 17. The method of claim 1, wherein said forming step 2 comprises:
- depositing the insulating oxide layer on the substrate;

depositing the nitride layer on the oxide layer; depositing the polysilicon layer on the nitride layer.

- 18. The method of claim 17, wherein the depositing step includes depositing nitride layer on the insulating oxide layer to a thickness from about 10 \mathring{A} to about 50 \mathring{A} .
- 19. The method of claim 17, wherein the reoxidizing step includes reoxidizing the gate structure to form an oxide layer from about 25 Å to about 500 Å thick.
 - 20. The method of claim 17, wherein the step of forming a gate structure further includes selectively etching away portions of the insulating oxide, nitride, and polysilicon layers to expose substrate and form a peripheral edge around the gate structure; and

wherein the reoxidizing step comprises exposing the substrate to an oxidizing ambient to oxidize the exposed substrate.

5<u>1</u>1

L.

6

2 | □ 3 | □

<u>ļ</u>... 1

3

1

3 4

- 21. The method of claim 20, wherein the exposing step causes an uplift in a peripheral portion of the nitride layer.
- 1 22. The method of claim 20, wherein the exposing step 2 causes an indentation in the substrate near a peripheral 3 edge of the gate structure.
- 1 23. The method of claim 17, wherein prior to the reoxidizing step, forming source and drain regions in the substrate.

2...

3=

| |-|

3

5

1

2

3

24. A method for fabricating a portion of a semiconductor device comprising:

forming an oxide gate layer on a surface of a substrate;

forming a nitride layer on the oxide gate layer; forming a polysilicon layer on the nitride layer;

etching away the polysilicon and nitride layers in selected areas to form a gate structure; and

reoxidizing the gate structure to form a layer of oxide.

- 25. The method of claim 24, wherein the step of forming a nitride layer comprises depositing a nitride layer on the oxide gate layer.
- 26. The method of claim 24, wherein the step of forming a nitride layer comprises forming a nitride layer of about 10 Å to about 50 Å thick on the oxide gate layer.
- 27. The method of claim 24, wherein the step of reoxidizing the exposed substrate comprises reoxidizing the reoxidizing the exposed substrate to form an oxide layer from about 25 Å to about 500 Å thick.
- 28. The method of claim 24, wherein the step of etching exposes the surface of the substrate; and

wherein the step of reoxidizing the exposed substrate comprises exposing the substrate to an oxidizing ambient to oxidize the exposed substrate surface.

29. The method of claim 28, wherein the exposing step causes an uplift in a portion of the nitride layer proximate to a peripheral edge of the gate structure.

- 30. The method of claim 28, wherein the exposing step includes exposing the substrate to the oxidizing ambient at a temperature from about 650°C to about 900°C.
- 31. The method of claim 29, wherein the exposing step further includes exposing the substrate to the oxidizing ambient for about 10 minutes to about 60 minutes.
- 32. The method of claim 24, wherein prior to the reoxidizing step, forming source and drain regions in the substrate.
 - 33. The method of claim 24, further comprising forming source and drain regions in the substrate after the reoxidizing step.

| 1 | 34. A method for fabricating a portion of a semiconductor |
|----------|---|
| 2 | device comprising: |
| 3 | forming an oxide layer on a substrate; |
| 4 | forming a polysilicon layer on the oxide layer; |
| 5 | implanting a nitrogen ion into the oxide and |
| 6 | polysilicon layers; |
| 7 | annealing the oxide and polysilicon layers to form a |
| 8 | nitride layer between the oxide and polysilicon layers; |
| 9 | etching the polysilicon, nitride, and oxide layers to |
| 10 | expose the substrate and form a gate structure; and |
| | reoxidizing the exposed substrate and the gate structure. |
| L | 35. The method of claim 34, wherein the implanting step |
| 2 | includes implanting nitrogen ions into the layers at a dose |
| | from about lE14 ions/cm ² to about lE16 ions/cm ² . |
| 1 | 36. The method of claim 34, wherein the implanting step |
| 2 | includes implanting $^{15}\mathrm{N}_2+$ nitrogen ions into the layers. |
| .1. | 37. The method of claim 34, wherein the annealing step |
| 2 | further includes annealing the layers in an inert ambient |
| 3 | gas at a temperature from about 800°C to about 1100°C. |
| 1 | 38. The method of claim 34, wherein the annealing step |
| 2 | further includes annealing the layers using rapid thermal |
| 3 | processing in an inert ambient gas at a temperature from |
| 4 | about 900°C to about 1200°C. |
| 1 | 39. The method of claim 34, wherein the annealing step |

includes annealing the layers for about 15 minutes to about

60 minutes.

- 1 40. The method of claim 34, wherein the annealing step 2 forms a nitride layer from about 10 Å to about 50 Å thick
- 1 41. The method of claim 34, wherein the etching step 2 further includes creating a peripheral edge around the gate
- 3 structure.

1

2 3

2 3

- 1 42. The method of claim 41, wherein the step of 2 reoxidizing the exposed substrate comprises exposing the 3 substrate to an oxidizing ambient to oxidize the exposed 4 substrate.
 - 43. The method of claim 42, wherein the exposing step causes an uplift in a portion of the nitride layer proximate to the peripheral edge.
 - 44. The method of claim 34, wherein prior to the reoxidizing step, forming source and drain regions in the substrate.
 - 45. The method of claim 34, further comprising forming source and drain regions in the substrate after the reoxidizing step.

1 46. An integrated circuit device comprising: 2 a substrate; 3 a gate structure, wherein the gate structure includes: 4 a gate oxide layer on the substrate, 5 a nitride layer on the gate oxide layer, and 6 a polysilicon layer over the nitride layer; 7 a channel region under the gate structure; and 8

9

14

2 <u>Ul</u>

T. 1

2 🗐

ı

2 🚉 3 🗐

1

2

3

4

5

6

1

2

3

5

- source/drain regions in the substrate adjacent the channel region.
- The integrated circuit device of claim 46, wherein the nitride layer is from about 10 Å to about 50 Å thick.
- The integrated circuit device of claim 46, wherein the 48. nitride layer is deposited over said gate oxide layer.
- The integrated circuit device of claim 46, wherein the nitride layer is formed by nitrogen implantation to form an implanted area and by annealing of the implanted area.
- The integrated circuit device of claim 46, wherein the gate has a peripheral edge and further including an uplift --in the nitride layer occurring in portions of the nitride layer proximate the peripheral edge of the gate structure, the uplift caused by reoxidation of the gate structure, wherein asperities are absent from the polysilicon layer.
- The integrated circuit device of claim 46, wherein the substrate has а surface and further including indentation in the surface of the substrate located proximate to the peripheral edge of the gate, indentation resulting from reoxidation of the integrated circuit device.

- 1 2
- 3
- 4
- 1
- 2
- 14 2 💯
- TI. L.

- The integrated circuit device of claim 46 further wherein the gate structure includes sidewall spacers located on each edge of the gate structure and lightly doped drain regions in the substrate located in the substrate below the sidewall spacers.
- The integrated circuit device of claim 46, wherein the substrate is a p-type substrate and wherein source/drain regions are formed by implanting n-type impurities in the p-type substrate.
- The integrated circuit device of claim 53, wherein the source/drain regions are implanted prior to reoxidation.
- The integrated circuit device of claim 53, wherein the source/drain regions are implanted after oxidation.